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Abstract
Model parameter synchronization across GPUs introduces
high overheads for data-parallel training at scale. Existing
parameter synchronization protocols cannot effectively lever-
age available network resources in the face of ever increasing
hardware heterogeneity. To address this, we propose Blink,
a collective communication library that dynamically gener-
ates optimal communication primitives by packing spanning
trees. We propose techniques to minimize the number of trees
generated and extend Blink to leverage heterogeneous com-
munication channels for faster data transfers. Evaluations
show that compared to the state-of-the-art (NCCL), Blink
can achieve up to 8× faster model synchronization, and re-
duce end-to-end training time for image classification tasks
by up to 40%.
1 Introduction
Large high-quality datasets and massive compute clusters
have enabled machine learning algorithms, such as Deep Neu-
ral Networks (DNNs), to tackle hard problems in a number
of domains including image classification, object detection,
machine translation, and speech processing. Models devel-
oped for such tasks can take a long time to train; for example,
models for image classification tasks [34] can often take days
or even weeks to train on a single GPU. Thus, fast training
of large deep learning models requires distributed training on
many GPUs. The most widely used method for reducing DNN
training time is to perform data-parallel training [1, 13]. In
data-parallel training, each GPU has a full copy of the model
parameters and GPUs frequently exchange parameters with
other GPUs involved in training.
Parameter synchronization across GPUs introduces signif-
icant overheads when training at scale with communication
overheads that can range from 50% to 90% for popular ML
models [23]. This problem is accentuated by the fact that
GPU computation is getting faster and model sizes are grow-
ing larger, thus making communication overheads stand out.
But two recent trends seem to suggest that their arrival might
alleviate, or even eliminate, such communication bottlenecks
for DNN training. First, on the hardware front, state-of-the-
art multi-GPU servers, like NVIDIA’s DGX-1 [7] and DGX-
2 [8], now have fast interconnects between GPUs – NVLink
offers 20-25GBps pairwise and bi-directional peak through-
put [27,28]. Second, modern communication libraries such as
NVIDIA’s Collective Communications Library (NCCL) [15],
Uber’s Horovod [36], and Baidu’s Ring AllReduce [25], with
techniques such as wait-free backpropagation designed to
hide communication overheads [44], are solutions specifically
targeted at speeding up parameter synchronization.
In this paper, we focus on multi-GPU servers with
NVLink [27] / NVSwitch [28] and find that despite recent
advances, modern communication libraries for parameter ex-
change are unable to fully mitigate communication bottle-
necks in data-parallel training. The central hurdle in achiev-
ing peak performance for inter-GPU collectives is link under-
utilization due to topology heterogeneity. We find this occurs
due to three main reasons:
First, topology heterogeneity can occur due to differing
server configurations. Figure 1 shows an example of two
generations of servers, the DGX-1-P100 (DGX-1P) and DGX-
1-V100 (DGX-1V), and their NVLink topologies. Protocols
have to be topology aware to effectively use hardware.
Second, existing schemes do not exploit link heterogeneity.
For intra-node communication, servers such as the DGX-1
have both inter-GPU point-to-point (P2P) interconnects such
as NVLink (20-25GB/s) [27] and shared interconnects such
as PCIe (8-12GB/s) [32]. PCIe connects multiple GPUs to
each other within a machine, and to the CPU and IO deices,
through a PCIe switch hierarchy. State-of-the-art collectives,
such as NCCL and Horovod, all use ring-based protocols
which fail to leverage link heterogeneity. The throughput of a
ring is limited by the link with lowest bandwidth and hence
these protocols either restrict themselves to high bandwidth,
homogeneous links, or limit throughput to the link with low-
est bandwidth in the ring. For example, for multi-GPU com-
munication within a machine, NCCL prioritizes using only
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Figure 1: Hybrid mesh-cube topology of NVLink in the DGX-
1 8-GPU server. Solid lines here indicate the bi-directional
NVLinks on the DGX-1-P100, red dashed-lines are the ad-
ditional NVLinks in DGX-1-V100 servers. NVLink Gen1
has bi-directional pairwise throughput of 18-20GB/s (DGX-
1-P100); Gen2 goes up to 22-25GB/s (DGX-1-V100).
NVLink over PCIe, as PCIe will be the bottleneck if included
in a NVLink ring. Figure 2(a) shows an example 3 GPU setup
for a Broadcast from GPU 0: when fully connected with
NVLink, NCCL builds two rings (0->1->3->0 & 0->3->1->0)
using bi-directional NVLinks, and ignores PCIe.
Third, schedulers that allocate GPUs to jobs, especially in
multi-tenant clusters, are oblivious to interconnect topologies
between GPUs. Many jobs can potentially be co-located on
the same machine. Furthermore, even topology aware sched-
ulers must embrace fragmentation to avoid queuing delays
(e.g., a 8-GPU job might have to contend with 3 GPUs on
one machine and 5 GPUs on another) [16]. In an analysis of
over 40,000 multi-GPU jobs over a three month period on a
multi-tenant cluster at Cloud-X (Figure 3), we find that it is
common for jobs to be allocated 3, 5, 6, or 7 GPUs on individ-
ual 8-GPU servers despite multi-GPU jobs overwhelmingly
requesting GPUs in powers of 2. While, fragmentation can be
mitigated, not avoided, by making schedulers topology aware
and capable of migration [43], such solutions face a higher
barrier of entry as there are many independent scheduling
frameworks that all need to be changed and not all jobs can
be placed appropriately given variable arrival rates.
The resulting topology heterogeneity caused by scheduler
allocation can result in link under-utilization in current ring-
based protocols for parameter exchange. For example, in Fig-
ure 2(b), NCCL is unable to utilize the bi-directional NVLinks
between the 3-GPUs; the lack of NVLink between GPUs 1
and 4 prevents NCCL from constructing NVLink-only rings
and it has to fall back on PCIe based communication. But
link under-utilization can also occur even when rings can be
constructed using NVLink. Figure 4 shows a 6 GPU allo-
cation on a DGX-1P, where despite being able to construct
two NVLink-based rings, NCCL has to drop some of the
links connecting the GPUs as they don’t contribute to ring
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Figure 2: Broadcast throughput, from GPU 0, using both
NCCL and Blink on a DGX-1P.
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Figure 3: Number of GPUs within each 8-GPU server on a
cluster allocated to 40,000 multi-GPU jobs on Cloud-X.
construction.
Contributions. In this paper, we propose Blink, a communi-
cation library for inter-GPU parameter exchange that achieves
near-optimal link utilization. To handle topology heterogene-
ity from hardware generations or partial allocations from clus-
ter schedulers, Blink dynamically generates optimal commu-
nication primitives for a given topology. Blink probes the
set of links available for a given job at runtime and builds a
topology with appropriate link capacities. Given the topology,
Blink achieves the optimal communication rate by packing
spanning trees, that can utilize more links [9, 21] when com-
pared to rings. We use a multiplicative-weight update based
approximation algorithm to quickly compute the maximal
packing and extend the algorithm to further minimize the
number of trees generated. We also describe how this scheme
can handle one-to-many primitives like Broadcast or Gather
and how we can extend this to many-to-many primitives like
AllReduce using bi-directional links and hardware capability
to compute at line rate. To handle heterogeneous links, Blink
simultaneously transfers data on PCIe and NVLink within a
machine and balances the amount of data transferred across
hybrid links. Blink’s collectives extend across multiple ma-
chines effectively utilizing all available network interfaces.
Based on the spanning trees chosen, Blink dynamically
generates code to implement common collective primitives.
Our generated code automatically chunks data and uses
CUDA streams to efficiently pipeline transfer and compu-
tation. From the programmer’s perspective, Blink provides
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(c) Blink 6-GPU spanning trees.
Figure 4: Broadcast comparison between NCCL and Blink over 6-GPUs in DGX-1P.
NCCL-compatible API. It can be seamlessly plugged into dis-
tributed ML frameworks like TensorFlow [1], PyTorch [30],
etc. Blink does not requires user program modifications and
only relies on preloading (LD_PRELOAD).
We evaluate Blink’s performance on a number of multi-
GPU platforms including DGX-1P, and DGX-1V and DGX-2.
Results show that, compared with NCCL, on DGX-1V, Blink
achieves up to 6× speed-up in all-to-one/one-to-all collec-
tive communications (e.g. Broadcast, Gather), and is up to 8×
faster in all-to-all collective communications (e.g. AllReduce).
On DGX-2, we show that single-hop trees in Blink are espe-
cially effective for smaller data sizes offering up to 3x lower
latency and higher throughput, compared to NCCL’s double-
binary trees and rings [24]. Finally, we also find that Blink
can accelerate DNNs training on single and multi-machine
setups. For instance, on a single DGX-1V machine, compared
to NCCL, Blink can reduce communication cost up to 87%
(51% on average), and speeds up end-to-end training by up to
40%.
2 Motivation
In this section, we first discuss the need for more efficient
communication primitives and why ring-based solutions like
NCCL cannot handle topology heterogeneity. We highlight
the case for spanning tree-based protocols and the need to
pack trees to achieve peak performance in the face of topology
heterogeneity. We then present micro-benchmarks character-
izing the capabilities of modern GPU hardware that helps
guide Blink’s design.
2.1 The case for packing trees
The motivation for our work stems from the high communica-
tion overheads experienced by deep learning workloads when
running data-parallel training even on fast multi-GPU servers
like the NVIDIA DGX-1 [23]. These overheads occur despite
setting per-GPU minibatch sizes to the largest values that fit
in GPU memory, using state of the art libraries like NCCL,
and using optimizations common in modern frameworks such
as Wait-free Backpropagation [44]. Communication over-
heads arise from a number of factors including increased
model sizes and faster computation on newer hardware gener-
ations. Recent work has made the case for large batch sizes
for ResNet [13, 37], which indirectly affects communication
overhead by reducing the number of synchronization rounds
per-epoch. However, these techniques lack generality when it
comes to diverse DNN workloads and there continues to be
a debate in the machine learning community with regard to
their efficacy [20, 22].
Crucially, we find that even within a single high-
performance server like the DGX-1, communication over-
heads are amplified due to one of the main shortcoming of ex-
isting communication libraries like NCCL or Horovod: their
inability to handle topology heterogeneity. These libraries typ-
ically use a fixed ring-based scheme for doing data transfers.
However, ring-based protocols have structural limitations: for
each ring, every node can only have one input and one output.
This strong restriction makes it impossible for rings to fit
into irregular topologies caused due to scheduler allocations
(Figure 3) and this leads to link under-utilization as shown in
Figures 2(b) and 4.
Figure 5 shows the communication overhead (best-to-
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Figure 5: Best-Worst case communication overhead (percentage of overall runtime) for different DNNs on DGX-1P (left) and
DGX-1V (right) based DGX-1 server when using NCCL.
worst-case range), as a percentage of per-iteration time, for
four popular image classification DNNs within a DGX-1P or
a DGX-1V when using NCCL1. Given n GPUs there could
be many n GPU configurations. We bin these configurations
by topology uniqueness. For example, a 4 GPU configuration
consisting of GPUs [0, 1, 2, 3] is in the same bin as the [4, 5,
6, 7] configuration. We pick one representative configuration
from each bin and report the best and worst case overheads
for each of the n GPU configuration. Figure 5 highlights that
the communication overheads can be as high as 50% for these
DNNs on a DGX-1V.
By modeling the links between GPUs as a graph, classic
results from Edmonds [9] and Lovasz [21] show that packing
spanning trees leads to the maximum flow from a chosen root
vertex to all the other vertices in a directed graph. Thus, one-
to-many protocols like Broadcast using spanning trees from
the root node is a potential option to overcome link under-
utilization. In addition to operations like Broadcast that just
forward data, communication libraries also need to implement
primitives like AllReduce which can be modeled as a reduce-
and-forward in one direction (towards the root) followed by
a Broadcast in the other direction. But this introduces two
important questions which we explore next: How close to
line rate can GPUs perform computation on data that is being
transferred, and can GPUs support multiple transfer trees
efficiently?
2.2 Micro Benchmarks
We validate the potential of computing inline with communi-
cation over spanning trees on modern GPU hardware. We do
this using a series of micro-benchmarks mimicking transfer
patterns when using spanning trees. First we test how deep
spanning trees perform as number of the GPUs increases
(depth tests). Next we test how well multiple trees passing
through a GPU can transfer data at the same time.
1We use NCCL and NCCL2 interchangeably for v2.4.2
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Figure 6: Depth test of reduce+forward, over a chain of GPUs.
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Figure 7: Throughput for reduce+forward over a chain of
GPUs.
We present our test results from AWS P3.16xlarge EC2
instance, a DGX-1V with 8x NVIDIA V100 GPUs connected
over an NVLink topology shown in Figure 1. We also ran the
same group of experiments on a DGX-1P machine. For the
sake of brevity, we do not include those results here.
Depth Test. The first topology class we consider is a depth
test where we vary depth of trees that are used. To do this we
consider a simple chain topology (Figure 6).
Given a chain topology, we consider a reduce+forward
traffic pattern. Results from other traffic patterns (e.g. data
forward, reduce-broadcast) are included in Appendix A.1.
For reduce+forward (Figure 6), each GPU has its own data.
When a GPU receives data from its predecessor, it invokes a
reduction function (denoted as +©) on the received data with
its own data, passing the result to its successor.
We test these operations over different number of GPUs
(3-8GPU) and vary data sizes from 10MB to 1000MB (Fig-
ure 7). As we increase the chain length, throughput decreases
to around 19 GB/s from around 21 GB/s for 1000MB. We
also see that throughput drops as the dataset size becomes
smaller; it is hard to saturate fast links with small data sizes
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Figure 9: Blink toolchain workflow.
and the constant overheads in invoking CUDA operations are
significant at smaller data sizes.
Multi-transfer Test. Next we consider the effect of having
multiple transfers simultaneously take place in a given topol-
ogy. These tests are important to ascertain if we can have
multiple data transfers happen in parallel. To do this we con-
sider two topologies: a multi-input, multi-output (MIMO) as
shown in Figure 8(a) and a multi-chain aggregation (MCA)
shown in Figure 8(b).
In the MIMO topology (Figure 8(a)), two nodes on the left
concurrently send data to the center node. The center node
aggregates its local data (d3, d3’) with received data blocks
(d1, d2) respectively, and then forwards the aggregated result
(d1 +©d3, d2 +©d3’) to two different destinations. We test per-
formance with multiple dataset sizes as shown in Figure 8(c).
We find that for datasets larger than 10MB, we can achieve
around 18GB/s throughput, which is around 15% lower than
maximum throughput on NVLink Gen2.
In the MCA topology (Figure 8(b)), we consider a center
node that merges two reduce+forward chains. Figure 8(c)
shows that MCA has roughly the same throughput as MIMO
and achieves around 18 GB/s for data larger than 10 MB.
Summary. From the micro-benchmark results, we see mod-
ern GPUs with NVLink interconnects provide good support
for deep and broad trees while forwarding data. We also see
that GPUs can perform reductions while forwarding data
and also support multiple transfers at the same time. While
these scenarios do show some drop in performance compared
to pairwise NVLink transfers, this drop is only minor, and
the resultant throughput is much higher than that achievable
when using PCIe. Overall, these results make it promising
to explore the use of spanning trees to implement collective
communication protocols.
2.3 Blink Approach
We next outline our approach to building high performance
collective communication primitives in Blink and present an
end-to-end workflow as shown in Figure 9.
Our main approach in Blink is to dynamically generate
the appropriate collective communication primitives to make
it best utilize a given topology. We achieve high utilization by
packing spanning trees and use algorithms that can maximize
the transfer rate achieved while minimizing the number of
trees used. Finally, we implement many-to-many algorithms
like AllReduce by performing many-to-one and one-to-many
operations on each direction of bi-directional links. The work-
flow of using Blink consists of:
• At runtime, once a deep learning job has been sched-
uled and assigned a set of GPUs, Blink is able to probe
the topology of the machine and infer the interconnect
topology across only the GPUs allocated.
• Once we have the topology, we model collective com-
munication operations as flows on a directed graph and
compute the maximum fractional packing of spanning
5
trees. We denote this step as TreeGen and this step out-
puts a set of spanning trees and weights corresponding
to how much data should be sent over them.
• Next, CodeGen parses the spanning trees and generates
CUDA code. The code generated matches the API of-
fered by NCCL and is packaged into a shared library
libblink.so.
• Finally we set the LD_PRELOAD flag to dynamically load
the Blink implementations when the main program is
invoked. This ensures that existing programs can be run
without any modification.
3 Design
In this section we outline the design of Blink and describe
our techniques for creating protocols that address the dual
challenges of high link utilization and heterogeneous topolo-
gies. We first study one-to-many protocols like Broadcast or
Gather and describe our approach to packing spanning trees
and the approximation framework we use to efficiently gener-
ate spanning trees. Second, we describe our refining technique
that helps minimize the number of trees generated. Third, we
discuss how our techniques can be extended to handle all-to-
all protocols like AllReduce. Fourth, we propose techniques
to leverage hybrid set of links for example, PCIe [32] and
NVLink [27]. Finally, we extend our design to NVSwitch [28]
embedded DGX-2 machine [8] and multi-server settings.
3.1 Packing Spanning Trees
We first consider the problem of broadcasting data from one
root GPU to all the other GPUs in the system. The topology
we infer from the allocated resources can be modeled as a
directed graph where every GPU is a vertex V and every
link (NVLink or PCIe) is marked as a directed edge E. Each
directed edge also has a bandwidth proportional capacity.
Given the above model, the optimal rate possible for broad-
cast is the maximum weight of flows that originate from a
given root vertex r and reach all the other vertices in the graph.
This problem is well studied in graph theory [9] and prior
work has shown that the optimal rate can be achieved by find-
ing the maximal packing of a number of directed spanning
trees or arborescences in the graph [21]. Each arborescence
Ti originates at the root vertex and follows directed links to
span every other vertex. Thus the problem of finding the opti-
mal schedule for broadcast can be solved by finding the set
of maximum weight arborescences that satisfy the capacity
constraints.
max∑
i
wi (1)
such that ∀e ∈ E,∑
i
κi ∗wi < ce (2)
where κi =
{
1, if e ∈ Ti
0, otherwise
(3)
More formally, our problem statement is given a graph G
with vertices V , edges E and root vertex r and spanning trees
T1,T2,T3...Ti we wish to find the weights wi such that the sum
of weights trees passing through any edge does not exceed
the capacity of the particular edge.
While the above formulation can be viewed as an optimiza-
tion problem, the number of arborescences in a graph can
be exponentially large (O(nn−2) for a complete graph) and
hence is not a practical model to use. A number of more effi-
cient exact algorithms have been proposed for this problem
but their running time is still O(n3mlog(n2/m)) for a graph
with n vertices and m edges [11]. In this paper we instead use
a recently proposed approximate packing scheme and then
discuss how we minimize the number of trees used to achieve
the optimal rate.
3.2 Approximate Packing
The multiplicative weight update (MWU) is an algorithmic
technique that is used in a number of domains ranging from
optimization to game theory. Our specific use of MWU here
follows a recently proposed algorithm to achieve near-linear
time approximation for fractional packing problems [5]. For
the case of packing spanning trees, this approach finds a (1−
ε)-approximation in O(m lnm/ε2), where m is the number of
edges.
The MWU procedure for finding the optimal set of packing
spanning trees proceeds in the following fashion: We initial-
ize every edge with a capacity and a weight that marks how
much of the capacity has been used. Given this, we run an
iterative method where at each iteration we find the minimum
weight spanning tree given the current assignment. We then
increment the weight on this chosen tree by an ε factor and
update weights on the graph correspondingly. The algorithm
provably converges after O(lnm/ε2) iterations and on con-
vergence we get a set of directed spanning trees T1...Ti and
corresponding weights wi for each of them. The total rate for
broadcast will be the sum of weights Σiwi.
While the MWU procedure has very low execution time
and achieves the optimal rate, there is no bound on the number
of spanning trees returned. For example we find that with
DGX-1V topology of 8 GPUs, the MWU procedure returns
181 spanning trees while the minimum number of trees that
can be used to achieve the same optimal rate is 6. The weights
on the trees generated by MWU vary from 0.002 to 0.899.
Having a larger number of trees will mean that the amount of
data transmitted per tree will be much smaller leading to lower
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throughput (Section 2.2) and higher overhead in scheduling
transfers in the generated code (Section 4).
3.2.1 Minimizing Number of Trees
We design an integer-linear program based solution to min-
imize the number of spanning trees that are used. From the
above described MWU procedure we get the optimal rate b∗
and a set of candidate spanning trees T1, ...Tk. To minimize
the number of spanning trees, we formulate an integer linear
program (ILP) similar to the one presented before but with
each weight is restricted to be 0 or 1. This problem can be
expressed as
max
k
∑
i=1
wi (4)
such that ∀e ∈ E,∑
i
κi ∗wi < ce (5)
∀wi ∈ {0,1} (6)
where κi =
{
1, if e ∈ Ti
0, otherwise
(7)
k here is controlled by the number of trees returned by the
MWU procedure and thus is much smaller than the overall
number of spanning trees present in the graph. Solving this
ILP will yield cˆ, the maximum rate that is feasible by only us-
ing integer capacities for each tree. However cˆ might be much
lower than c∗ and we thus iteratively relax the constraints
(i.e. allowing wi to take fractional values) until cˆ is within a
configured threshold (e.g., 5%) of c∗.
Using this procedure reduces the number of trees from 181
to 6 for the 8-GPU case in DGX-1V topology with each tree
having a rate of 1.0. In terms of data size, this improves the
amount of data transferred through a single tree leading to
better link utilization. For a 1000MB transfer, each tree will
now transfer 166MB while without the ILP the transfer sizes
vary from 0.33MB to 148MB.
3.3 Handling many-to-many operations
The above discussion focused on one-to-many operations
like Broadcast and Gather where packing directed spanning
trees yields the optimal rate. To handle many-to-many op-
erations we exploit the fact that all the links found in these
machines are bi-directional in nature and hence we can create
an undirected graph to run a many-to-one primitive using
one direction of links and correspondingly run a one-to-many
primitive in the other direction. For example, to do an AllRe-
duce operation on the directed graph, we first run a reduce
operation to a chosen root vertex using the undirected graph
and then do a broadcast operation from the root vertex using
the same tree but with links going in the reverse direction.
This strategy of using two undirected trees also matches
the lower bound of number of messages required for AllRe-
duce operations. As shown in prior work [31], the minimum
number of messages that need to be sent by a process for
AllReduce, is 2×dN−1N e. The spanning tree over N vertices
contains N−1 edges and accounting for trees in both direc-
tions (one for Reduce and one for Broadcast) we similarly
have 2× (N−1) messages. Assuming a continuous forward-
ing model (similar to our benchmarks in Section 2.2), mes-
sages sent by all N processes simultaneously and we can thus
achieve a similar bound of 2×dN−1N e messages per process.
3.4 Handling hybrid communication
We next discuss how we handle hybrid PCIe and NVLink
topologies in the context of our design presented above. The
main challenge in using both PCIe and NVLink comes from
the fact that NVIDIA driver does not directly allow users to
control access to both links and if NVLinks are detected, the
system will automatically enable P2P data transfer among
GPUs using NVLinks. In our experience we find that us-
ing cudaDeviceDisablePeerAccess disables NVLinks and
forces data transfer through PCIe links. However this still has
the limitation that we cannot construct a unified topology with
both sets of links. We address this problem by constructing
two separate sets of trees, one over PCIe links and another
over NVLinks.
One of the challenges with this approach is to balance the
amount of data that is transferred over each link type. Our
approach here is to minimize the maximum time taken by
each of the transfers i.e. minimize max(TPCIe,TNV L).
We denote Dtotal as the total data needs to be trans-
ferred, and DPCIe, DNV L as the data size assigned on either
PCIe or NVLink respectively. Td pa is the latency for calling
the disable_peer_access() and we denote BWPCIe and
BWNV L as the bandwidth of PCIe and NVLink trees. Given
this notation and objective, we can see that the optimal data
split can be achieved by making TPCIe = TNV L.
Objective TPCIe +Td pa = TNV L
=⇒ DPCIe = Dtotal×BWPCIeBWPCIe +BWNV L −
Td pa×BWPCIe×BWNV L
BWPCIe +BWNV L
DNV L =Dtotal−DPCIe
(8)
The optimal data splits are shown in Equation 8. Note that
in Equation 8, Td pa is empirically measured and may vary
depending on number of GPUs. We measure this during the
initial few calls into our library.
3.5 DGX-2 and Multi-server settings
We next extend our design to switch-based settings like DGX-
2 and multi-machine training. The DGX-2 consists of 16
V100 GPUs connected over NVSwitch; each GPU is con-
nected to the switch over 6x NVLinks (150GBps bidirec-
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Figure 10: Three-phase AllReduce protocol for cross-machine settings. Data item Xm.g refers to data partition X on server m and
GPU g. Each data partition has a distinct server-local root. The figure above shows the reduction (function is denoted as +) for
partition B which has a root at GPU2. Similar protocol is followed for other data partitions.
GPU1 -> GPU2 GPU2 -> GPU3 GPU3 -> GPU4
Time
w/o
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w/
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Figure 11: Data chunking to reduce multi-hop latency.
tional throughput). On the DGX-2, NCCL constructs double
binary trees [24] for small dataset sizes (< 16KB) and rings
for larger datasets. In contrast, on the DGX-2, Blink’s gen-
erated spanning trees for AllReduce (reduce-broadcast) are
deceptively simple: with m GPUs, each GPU acts as a root for
1/m of the data chunks and each root is directly connected
to (m−1) leaf nodes, resulting in m one-hop trees. Blink’s
one-hop trees have a significant latency and throughput ad-
vantage over NCCL’s double-binary trees for smaller dataset
sizes; we show this quantitatively in Section 5.2.
When the GPUs of a training task span multiple servers,
connected over a switch or a hierarchy of switches, Blink
uses a three phase protocol. As shown in Figure 10, we first
partition data based on the number of spanning trees we have
(i.e. 4 in this case). The first phase consists of a per-server
reduction over local spanning trees – the root of each tree
within each server aggregates data from its children as be-
fore. The second, new, phase consists of cross-server reduce-
broadcast (similar to within the DGX-2) – across n servers,
there are n one-hop cross-server trees, with each server-local
root connected to (n− 1) roots on other servers. The third
phase consists of each server-local root broadcasting the result
of the second phase to all nodes in their server. We evaluate
our multi-server protocol in Section 5.4.
4 Implementation
In this section, we first discuss our code generation implemen-
tation and discuss how choosing the appropriate chunk size is
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Figure 12: Automatic chunk size selection with MIAD
(multiple-increase, additive-decrease).
important to achieve good performance.
4.1 CodeGen Implementation
For ease of illustration, we discuss two types of collective
communications: Broadcast and AllReduce. We note that
these are the most frequently used primitives by deep learn-
ing workloads and other collective primitives follow similar
patterns. For example, Gather is the inverse of Broadcast, and
AllGather is AllReduce without using a reduction function.
Broadcast: We first parse the spanning trees generated by
the procedure described in Section 3, with each spanning
tree having a different weight associated with it. Once we
receive the input buffer to be broadcast from the root note,
we split the buffer among all the spanning trees based on
their weights.To perform data transfer on a link in the tree,
we issue a cudaMemCpy command from the source to the
destination GPU. To reduce latency, instead of transmitting
all the data assigned to this tree at once, we further divide
data in each tree into multiple small chunks. Once a chunk
has been transferred, we issue a CUDA event to notify the
destination. To enable parallel transfers across trees, we use
CUDA streams and by using a stream per link, per tree we
can achieve high utilization.
AllReduce: As described in Section 3.3, we execute AllRe-
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Figure 13: Stream reuse for fair sharing of links.
duce by leveraging bi-directional links. We perform reduc-
tions in one direction to a root node. Once the root node
computes the final reduce result, it is broadcast in the reverse
direction. We implement all the reduction functions supported
by NCCL (e.g. min, max, etc.) as CUDA kernels.
4.2 CodeGen Optimizations
We next discuss two issues we faced during Blink implemen-
tation that stem from limitations of existing hardware.
4.2.1 Automatic chunk size selection
Within each CUDA stream, a chunk is our atomic unit for data
copy / synchronization between sender and receiver. For span-
ning trees, chunk size is an important factor in determining
overall latency, because each node cannot start forwarding un-
til it receives a complete chunk from its predecessor. Figure 11
shows a simple example in a four GPU scenario. Splitting
data into two chunks reduces transfer time by a third when
compared to a setting with no chunking. Our goal is to par-
allelize (pipeline) data transfers while minimizing multi-hop
latency. Thus intuitively, making the chunk size small should
improve performance and link utilization. However for each
chunk we need to issue at least three CUDA commands for
copying/synchronization and having a large number of small
chunks leads to increased overhead in scheduling these com-
mands.
Thus we use an adaptive scheme to automatically select
the chunk size. As machine learning models are typically run
for a large number of iterations, we observe that we can use
the first few iterations to explore how changing the chunk-
size affects overall performance. This is necessary as in our
experience the optimal chunk size varies based on the data
size, number of spanning trees in the topology and maximum
depth of each tree.
Our algorithm follows a multiplicative increase, additive
decrease (MIAD) scheme across iterations. We initialize the
chunk size with a small value and increase the chunk size by
a multiplicative factor as long as the measured throughput
is increasing. If the throughput decreases we additively de-
crease the chunk size until we reach a steady state. Figure 12
1
2
3
4
5
6
AllReduceP100 AllReduceV100 BroadcastP100 BroadcastV100
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Figure 14: Theoretical speedups from packing spanning trees
compared rings on DGX-1P (P100) and DGX-1V (V100).
Boxplot shows a distribution for possible configurations and
whiskers show 5th and 95th percentile.
shows an example execution of our chunk size selection algo-
rithm when running broadcast over 4 GPUs. Here, we start
with a chunk size of 1MB and multiplicatively increase it by
2× on every iteration. We find that after four iterations the
throughput stabilizes to the optimal value.
4.2.2 Link Sharing
One of the other challenges with using multiple trees on ex-
isting hardware is that the CUDA functions do not provide
any direct control on how links are shared. For example if say
there are two trees with weight 0.5 that are passing through
the same link, then a fair sharing scheme would transmit one
chunk from the first tree followed by one chunk from second
tree. However in our experiments we find that the CUDA
implementation does not always result in fair sharing and
that chunks from one of the trees could be arbitrarily delayed.
This introduces gaps in the forwarding pipeline and harms
the effective throughput achieved.
Since ordering guarantees are only provided by CUDA
streams, we address this problem by reusing CUDA streams
when the same link is used in multiple trees at roughly the
same position. For example, as shown in Figure 13, we have
two spanning trees both starting from GPU1, which contain
two data pieces (d1 for tree1, d2 for tree2). Once we have cre-
ated streams for first tree, we compare pairwise link positions
between the two trees. Note that link GPU1 <-> GPU2 (first
hop from the source) is in the same position on both trees.
Thus when creating streams for tree 2, instead of initializing
a new stream, we re-use the stream from tree 1 and schedule
transfers to ensure fair sharing.
5 Evaluation
In this section, we evaluate Blink’s performance along three
fronts. First, we discuss the benefits of packing trees and
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Figure 15: Broadcast throughput comparison between NCCL2 and Blink for all unique topologies on DGX-1V.
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Figure 16: Broadcast comparison between NCCL2 and Blink
in all possible topologies on DGX-1P.
present theoretical comparisons between Blink with NVIDIA
NCCL, the start-of-the-art ring-based collectives library. Sec-
ond, we show experimental results highlighting throughput
comparison between NCCL and Blink for Broadcast and
AllReduce on three different hardware settings (DGX-1P,
DGX-1V, DGX-2). Third, we discuss the trade offs in per-
forming hybrid data transfers using both PCIe and NVLink.
Fourth, we provide end-to-end speed-up results of using
Blink with four popular DNNs on both single DGX-1 and
multi-DGX-1 settings.
5.1 Tree Packing Benefits
We first evaluate the theoretical benefits of packing spanning
trees vs. a ring-based approach used by libraries like NCCL.
We compare the number of rings that are created in a given
topology by NCCL and the total weight of spanning trees
packed by Blink for all possible allocations from 3 GPUs to
8 GPUs on both the V100 and P100 machine. We translate
this to a broadcast rate using the lower bounds on messages
required for Broadcast dN−1N e and AllReduce (2×dN−1N e).
That is given 4 rings for the 8 GPU case, each ring will operate
at 814 of link bandwidth and with 4 such rings our effective
rate is 3214 . We approximate the bandwidth for PCIe rings to
have half as much bandwidth as NVLink.
Figure 14 shows the distribution of speedups we can
achieve by packing spanning trees. We see in all cases pack-
ing spanning trees should be at least as fast as using rings and
that in some cases (i.e. where rings have to go through PCIe),
we can achieve up to 6x speedup. We note that our speedups
could be higher in practice due to PCIe performing worse
than our model or lower due to chunking overheads.
5.2 Broadcast, AllReduce Micro-benchmarks
We next compare the performance of Blink with state-of-
the-art NCCL2 on the two most frequently used collective
primitives, namely Broadcast and AllReduce. Considering the
topology (Figure 1), and accounting for the different number
of GPUs in use and their positions, we have 46 different
topology settings for DGX-1V, and 14 different topology
settings for the DGX-1P machine. For both Broadcast and
AllReduce (Figure 15, Figure 16, Figure 17), the number list
on x-axis indicates the allocated GPUs in each configuration
and can be directly mapped to Figure 1.
5.2.1 NVLink Broadcast
We provide Broadcast throughput comparison between NCCL
and Blink for all possible topologies induced by GPU alloca-
tions on a DGX-1V on AWS (p3.16xlarge). The number of
GPUs we use range from 3 to 8. To fully saturate our inter-
connects, we test with a total data size of 500MB (50MB to
1000 MB error-bars).
In Figure 15, Blink can achieve up to 6× (2x geomet-
ric mean) speed up in performance compared to NCCL. In
the cases where GPUs are not fully connected over NVLink
(e.g. GPU 1,4,5,6, as shown in Figure 1), NCCL cannot form
NVLink-only rings across these GPUs, thus forcing it to
fall back on using PCIe for data transfers. This results in
many NVLink channels going unused, leading to dramati-
cally lower throughput. NCCL matches Blink when it can
form a fully connected NVLink ring and when Blink can
only create one spanning tree (e.g., when using GPU 2,3,6,7,
as depicted in Figure 1, NCCL2 can form one bi-directional
ring: GPU2<->GPU6<->GPU7<->GPU3<->GPU2). How-
ever, even in these cases, Blink still achieves 3-5 GB/s higher
performance due to optimized chunked transfers.
Given the topology difference of DGX-1P and DGX-1V,
we also show the throughput comparison between NCCL and
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Figure 17: AllReduce throughput comparison between NCCL2 and Blink for all unique topologies on DGX-1V.
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Figure 18: Blink end-to-end training time reduction (ImageNet1K) within a DGX-1V machine.
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16-GPU DGX-2.
Blink on DGX-1P. As shown in Figure 16, we only have
14 unique topology configurations, all of which show similar
throughput gains as DGX-1V. Overall, Blink achieves up to
3x speed up (1.6x geometric mean) over NCCL.
5.2.2 NVLink AllReduce
Compared to Broadcast throughput in Figure 15, AllReduce
achieves lower performance for all 46 configurations for
both NCCL and Blink (Figure 17). This is consistent with
the micro-benchmark results from Section 2.2. For exam-
ple, in the 3 and 4 GPU settings on the DGX-1V, AllRe-
duce achieves an average 20-30GB/s less than corresponding
Broadcast settings. For the 8 GPU configuration, AllReduce
only achieves half of the corresponding Broadcast throughput
for both NCCL and Blink. For NCCL’s AllReduce, each data
chunk needs to go through the ring twice, once for Reduce
then for Broadcast, which leads to roughly half the perfor-
mance. Similarly for Blink, reduction takes place in one
direction of the spanning tree, and broadcast in the other di-
rection.
For AllReduce, Blink outperforms NCCL with up to 8×
(2× geometric mean) speed up in throughput. Similar to
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Figure 20: AllReduce Latency in µs (Blink and NCCL2) on
a 16-GPU DGX-2.
broadcast, Blink has higher throughput gains in the cases
where NCCL cannot form NVLink rings over the allocated
GPUs or has to drop some links due to the constraint of form-
ing rings. Results from DGX-1P also closely match these
findings.
5.2.3 DGX-2 AllReduce
We next compare Blink to NCCL when using 16 GPUs on a
DGX-2 machine. As described in Section 3.5, Blink uses a
number of single-hop trees to perform AllReduce when GPUs
are connected using NVSwitch on the DGX-2, Blink is espe-
cially effective for smaller data sizes offering lower latency
and higher throughput, compared to NCCL’s double-binary
trees and rings. Blink can get up to 3.32× lower latency
(Figure 20) and up to 3.5× better AllReduce throughput (Fig-
ure 19) than the NCCL’s double-binary trees [24] and rings.
5.3 Hybrid Transfers
Next, we evaluate hybrid (or combined) data transfers over
both PCIe and NVLink. For brevity, we only show broad-
cast results for 3 -8 GPUs on the AWS DGX-1V server. Fig-
ure 21, highlights the additional 2-5 GB/s performance gain
11
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Figure 21: Hybrid and NVLink-only broadcast throughput
comparison with varied number of GPUs.
over NVLink only transfers when Blink combines transfers
over both NVLink and PCIe. The time to switch commu-
nication channels from NVLink to PCIe increases as the
number of GPUs grow. For 3 and 4 GPU settings, compared
with NVLink-only broadcast, hybrid transfers can achieve
around 5GB/s boost; with 7 and 8 GPUs this bost is only
around 2GB/s. This is because the total time spent on en-
abling and disabling peer-access, i.e. switching between PCIe
and NVLink, is proportional to the number of GPU in use.
5.4 End-to-end Training
We incorporate Blink with PyTorch [30], and evaluate the
end-to-end performance gains for training. We use four pop-
ular CNNs: AlexNet, ResNet18, ResNet50 and VGG16 and
train these models on ImageNet-1K (ILSVRC12) dataset [34].
For all models, we use the same per-GPU mini-batch size
and hyper-parameters used in the original papers.
Single server training. We evaluate these models by training
them over 3 to 8 GPUs on the DGX-1V. For a fixed number
of GPUs, we pick multiple configurations where appropriate,
but to save space, we limit ourselves only to a subset of the
unique configurations from before. Specifically, from Fig-
ure 17, for configurations with n GPUs, if we have more than
one configuration, we pick ones where the speed-up of Blink
over NCCL is unique.
As shown in Figure 18, switching collective communica-
tion backend from NCCL2 to Blink, can reduce up to 40%
time spent in end-to-end DNN training iterations (6.3% ge-
ometric mean), and achieve up to 87% communication time
reduction (31% in geometric mean).
Multi-server training. Blink’s multi-server AllReduce con-
sists of a per-server reduction over spanning trees (t1), cross-
server broadcast and reduce (t2), followed by a broadcast
within each server as before (t3). We consider scenarios where
the GPU allocation is fragmented across machines, prevalent
in multi-tenant clusters as shown in Figure 3. For example we
consider a 8GPU job spread across two DGX-1V servers with
3 and 5 GPUs allocated respectively. Figure 22(a) shows that
Blink outperforms Horovod with NCCL/MPI by up to 11%.
Blink’s reduction in improvement over NCCL, compared
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Figure 22: Multi-DGX-1 DNN training with Blink.
to the gains in single-server training, stem from commod-
ity cloud interconnects. In commodity networks, inter-server
AllReduce throughput (40Gbps) is much lower than intra-
server throughput (40GBps). Thus while Blink can reduce t1
and t3, there isn’t much that can be done for t2.
To understand how faster interconnects will change per-
formance, we present results from a simulation varying the
cross-machine bandwidth (Figure 22(b)). We compare AllRe-
duce throughput for 100MB of data and see that as cross-
machine bandwidth increases [29, 39, 42], Blink’s design
will lead to more pronounced end-to-end benefits. NCCL is
bound by intra-server PCIe throughput where as Blink can
keep up with inter-server throughput until the intra-DGX-1V
NVLinks become a bottleneck (for the 3-5 GPU case this is
∼300Gbps).
6 Related Work
Work on collectives fall in one of two buckets (below):
Topology-fixed Schemes. Basic collective operations (e.g.
Broadcast, AllReduce) are fully supported in the MPI (Mes-
sage Passing Interface) standard [4]. Earlier work has
mainly focused on designing optimal collectives over reg-
ular, well-defined network structures like hypercube [3, 35],
full mesh [2], etc. Recent work has looked at more general
networks, with optimizations for scenarios when number of
communication nodes are not power of two [38], and for auto-
tuning of buffer size and algorithm selection for a specific
system architecture [40].
Under specific network settings, there are many algo-
rithms that achieve better performance than MPI. For ex-
ample, the latency-optimal AllReduce solution, "butterfly al-
gorithm" [33, 41, 45], divides AllReduce into two steps: first
is a recursive ReduceScatter and then followed by a recursive
AllGather. But, the communication pattern of butterfly algo-
rithms often cause network contention, which makes it less
practical. Within a tree or ring topology, ring-based collectives
were shown to be bandwidth optimal in homogeneous net-
work settings [10,31]. Several companies have developed their
own implementations of this algorithm, such as Horovod [36]
from Uber, Baidu Ring AllReduce [25], NVIDIA NCCL [15],
Facebook’s Gloo [26], IBM Power AI DDL [14]. However,
they all operate under the assumption of a fixed topology,
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which is not a good fit for cloud computing where topology
may change dynamically. Blink is designed to handle irregu-
lar topologies and yield optimal solutions.
Topology-aware Protocols. Techniques that exploit hierar-
chy in wide area networks for collective communication cen-
ter around the idea of minimizing data transfer over slow
(wide-area) links [18, 19]. The same idea has been extended
to cloud environments where node locality is determined
by pair-wise network bandwidth measurements [12]. Smelt
adopts similar idea in NUMA multi-core environment [17].
Blueconnect decouples AllReduce into ReduceScatter and
AllGather, pipelining these two sub-operations [6]. However
it only works on symmetric topologies, making it less flexible
than Blink spanning trees. Blink is general and is optimized
for multi-GPU collective communication, over symmetric or
asymmetric topologies, and can combine heterogeneous links
(such as PCIe and NVLink) for data transfer.
7 Conclusion
Blink is a fast and generic collective communication library
to accelerate distributed machine learning. To handle topol-
ogy heterogeneity prevalent in modern GPU hardware, Blink
dynamically packs spanning trees to maximize link utiliza-
tion. Compared with state-of-the-art, ring-based collective
communication protocols like NCCL2, Blink can achieve up
to 8× faster model synchronization and reduce end-to-end
DNN model training time by up to 40%.
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A Appendix
A.1 Micro Benchmarks (DGX-1V)
We continue our discussion of micro benchmarks from Sec-
tion 2.2, highlighting results for forwarding on a chain and
fan in/out tests.
A.1.1 Depth Test
The first topology class we consider is a depth test where we
vary depth of trees that are used. To do this we consider a
simple chain topology as shown in Figure 23.
Given a chain topology, we measure all three kinds of traffic
patterns: data forward, reduce+forward, and reduce-broadcast.
As shown in 23(a), for the forwarding benchmark, GPU1 is
the source node with data named d1, and it passes the data
d1 to GPU2 and then GPU2 forwards it to GPU3 etc. For
reduce+forward (Figure 23(b)), each GPU (except the last
one) has its own data. When a GPU receives data from its
predecessor, it invokes a reduction function (denoted as +©)
on the received data with its own data, passing the result to its
successor. Finally, we implement reduce+broadcast by doing
reduce+forward in one direction and forward in the other
direction as shown as Figure 23(c), as such a capability can
be used for all-to-all reductions.
We test these operations over different number of GPUs
(3-8GPU) and vary data sizes from 1MB to 1000MB. Results
from the experiment are shown in Figure 24. In the case of
forward only, as we increase the chain length, the throughput
decreases from around 22 GB/s (with 3GPU) to around 20
GB/s (8 GPU case) for 1000MB. The impact is less visible
for reduce+forward where throughput is around 18GB/s. Fi-
nally for reduce-broadcast where the depth of the tree is now
doubled, we see the throughput drops from 19GB/s to around
16GB/s for 1000MB.
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Figure 23: Depth test over a chain of GPUs.
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Figure 24: Depth test throughput over a chain of GPUs.
We also see that in all three cases the throughput drops
as the dataset size becomes smaller. This is related to the
fact that it is hard to saturate very fast links with small data
sizes and constant overheads in invoking CUDA operations
become more significant at smaller data sizes.
A.1.2 Breadth Test
As illustrated in Figure 25(a), in fan-in forward, a center
node (i.e. GPU4) collects data from multiple nodes and then
forwards the collected data to its successor. Instead of just
forwarding data, in the case of fan-in reduce+forward (Fig-
ure 25(b)), the center node computes a reduction function
over the incoming data and its own data, then forwards the re-
sult to it successor. Fan-out forward (Figure 25(c)), is just the
reverse of fan-in forward, in which the center node receives
data from one node (i.e. GPU5), then multicasts the received
data to its successors (i.e. GPU 1,2,3).
We experiment with different data size as we vary the num-
ber of GPUs that serve as fan-in source nodes or fan-out
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Figure 25: Breadth test of data forward, reduce+forward in fan-in and fan-out topologies.
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Figure 26: Breadth test throughput for Fan-in forward, Fan-in reduce+forward, Fan-out forward.
destination nodes. For DGX-1s (i.e. both DGX-1P and DGX-
1V), the maximum fan-in and fan-out degrees are limited to
three. For brevity, we omit the graphs and highlight the key
findings. Similar to the depth tests, with data size >50MB,
fan-in and fan-out forward achieves near maximum through-
put. Compared with fan-in forward, the throughput of fan-in
reduce+forward decreases 1-2 GB/s on average due to the
latency of launching reduction function kernels on the center
node (GPU4).
Figure 25 depicts result of breadth tests with different data
size as we vary the number of GPUs that serve as fan-in
source nodes or fan-out destination nodes. We’d like to note
that for the given topology of DGX-1V, the maximum fan-in
and fan-out degrees are limited to three. In Figure 25(a), with
data size >50MB, in all three cases, fan-in forward achieves
near maximum throughput. Compared with fan-in forward,
the throughput of fan-in reduce+forward (in Figure 25(b))
decreases 1-2 GB/s on average due to the latency of launching
reduction function kernels on the center node (GPU4). We
also note that running with 1000MB and a fan-in of 3 requires
allocating memory for each incoming link and this exceeds
the amount of memory available. Finally, for fan-out forward
in Figure 25(c), the throughput is again close to the peak link
bandwidth.
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